Abstract
Introduction
Improvements in thin film growth techniques as well as discoveries of striking properties of correlated electron behavior in transition metal oxides such as metalinsulator transition, high temperature superconductivity, and colossal magnetoresistance, result in growing attention to complex oxides from scientific and technological perspectives [1] . The metal-insulator transition (MIT) in vanadium oxide (VO 2 ) has consistently been a focus of intensive experimental and theoretical research. The large magnitude of the resistance change at the MIT, closeness of the transition temperature to room temperature, and fast MIT switching upon optical excitation motivate the interest in MIT in VO 2 and suggest this material has high potential for future electronic devices such as switches and logic elements [2, 3] . The origin of the phase transition in VO 2 is still under debate [4] [5] [6] . In particular, it is not yet clear whether an electric field is or can be the driving mechanism of the MIT. The issue is especially critical for utilizing the MIT effect in electronic applications, since electric, rather than temperature, control of the MIT is highly desirable for fast, reliable operation of electronic devices. At the same time, understanding whether electric field or thermal mechanisms is the primary cause of the phase transition will allow distinguishing between competing theories of the MIT in VO 2 , specifically whether VO 2 is Mott [6] or Peierls [4] insulator.
Published in JOURNAL OF APPLIED PHYSICS 107, 114516 (2010) 3/30 In conventional observations of the MIT in VO 2 , the electrical resistance or an optical parameter, such as reflectance, is measured while the temperature of the sample is ramped over the transition temperature (T MIT ) near 70ºC [7, 8] . A drop in resistance, or a jump in reflectance, is observed once the sample is heated across T MIT . It has been also found that an application of sufficiently high voltage may cause the transition to the lower resistance state even if the sample is kept at room temperature [9] [10] [11] [12] [13] . In early reports, the MIT induced by a voltage was ascribed to local heating of the VO 2 material over the critical temperature T MIT by the current flowing through the device [9] . Recently however, other (non-thermal) causes of the voltage-triggered MIT were proposed [13] [14] [15] . Specifically, the electric field, rather than local dissipated power due to Joule heating, was suggested to be the origin of the MIT involving the Mott transition [6, 14, 15] or electrical breakdown [13] .
It has proved to be difficult to distinguish whether the temperature or electric field drives the phase transition in experiments on 2-terminal VO 2 devices. A voltage applied to a 2-terminal device inevitably provides a current flow that may heat the material over the critical temperature. In the case of homogeneous current flow it has been shown that the heating due to current cannot always account for the observed MIT as concluded based on the electro-thermal simulations that included the heat dissipation through the substrate [16] and based on rough estimates of the transition switching time [11, 14] .
However there have been reports of inhomogeneous current flow, such as filamentary conductance, in the low resistance state of VO 2 [13, 17] . Formation of local conduction paths, or filaments, allows the possibility of selective heating in excess of the T MIT along the filaments and impedes the study of the process of the MIT with various, say, optical methods that would yield averages over inhomogeneous conducting and insulating areas.
For example, the reliable measurement of the temperature inside the conductive filaments is yet to be done, even though some interesting synchrotron micro-spectroscopy experiments visualizing the heat flow in a 2-terminal VO 2 device can be noted [18] .
The difficulties arising from the current heating when an electric field is applied in a 2-terminal device can be potentially overcome by studying 3-terminal devices similar to a conventional field effect transistor (FET). Realization of 3-terminal field effect devices with VO 2 as a channel material proved to be a challenging task. Despite several published reports on the I-V measurements of VO 2 in the presence of a gate voltage [14, 19, 20] , an explicit and unambiguous account on 3-terminal VO 2 experiments still remains an attractive goal. In the published reports so far on the electric field effect in gated VO 2 devices [20] , there has been little discussion of the physical mechanisms responsible for the observed effects. Also, there is not much detail provided on methods and challenges in fabricating 3-terminal devices that show a non-trivial field effect response.
In this paper we present the results of our experiments and fabrication efforts on three-terminal VO 2 devices. We outline the constraints on the device dimensions, experimental challenges in the fabrication of effective VO 2 channel and gate insulator, and discuss possible mechanisms of operation of the devices. We observe clear nontrivial response of the channel resistance to the gate voltage in a range of devices. It was found in our experiments that the device fabrication techniques and material synthesis details play a critical role in determining the device response to a gate electric field.
Specifically, the quality and fabrication method of VO 2 /gate dielectric interface profoundly influences the response to the gate voltage by means of the accumulation of the trap charges at the interface and also the magnitude of the MIT in VO 2 . Our results are important towards utilization of the electrically controlled MIT effect in VO 2 in electronic devices.
Experimental Details
Vanadium dioxide thin films were either reactively DC sputtered in Ar (91.2%) + O 2 (8.8%) environment from a V target or RF sputtered in Ar (99.25%) + O 2 (0.75%) environment from a V 2 O 5 target. The VO 2 film thicknesses were from 60nm to 150nm.
The base pressure in the sputtering chamber was 2x10 -8 Torr and the chamber pressure during sputtering was kept at 10mTorr. The substrate was kept at 550ºC during the deposition. Thin VO 2 films synthesized by these sputtering techniques have been comprehensively characterized by a variety of methods [21] [22] [23] and the relationships between the morphology of our VO 2 films and electron transport and band structure parameters were analyzed in our previous reports [22, 24] . The substrates used were c-cut 
Results and Discussion
Three-terminal devices that have VO 2 as the channel material may be considered with the purpose to separate the contributions to MIT due to electric field and Joule heating by the current. The question in mind is whether the MIT can be induced by an electric field without any thermal activation. In an ideal 3-terminal device, the sourcedrain current would be kept small and well below the value that can cause any heating of the VO 2 channel. The gate would induce a static transverse electric field in the VO 2 channel that exceeds typical critical electric fields (on the order of 3 x 10 6 V/m [11, 12, 15] ) causing MIT in 2-terminal devices. If the leakage current through the gate insulator is negligible, then the strong transverse electric field should cause no heating and the presence of the MIT in VO 2 would be the proof of the electrostatic origin of the effect. fabricate such a device we have found that a high-quality VO 2 film sputtered on a sapphire substrate would not conduct if its thickness is below d min =45nm. More details of our VO 2 synthesis technique and the relationship between film morphology and its electrical properties are described elsewhere [8] . The absence of conductance is attributed to a discontinuous morphology in the VO 2 film, consisting of isolated VO 2 islands, as confirmed by topographic scans using atomic force microscopy. This tendency has also been observed by other researchers for VO 2 films thinner than 50nm [25] . The minimum film thickness is related to the grain size of the VO 2 film and depends on the film deposition method. d min =45nm corresponds to our film made by reactive DC sputtering from a V target technique. The average grain size of such films was estimated to be 70nm
by SEM measurements. The thin films of VO 2 with optimal MIT parameters, i.e.
exhibiting a sharp 4-order change of resistivity near transition temperature T MIT =70ºC, were of ~60nm thickness and thicker and were used as a channel component in our FET devices.
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Another aspect of device fabrication is the deposition of an insulator layer on top of the VO 2 . We have found that RF sputtering of 100nm SiO 2 film on top of a 60nm VO 2 film reduced the amplitude of the resistance change at MIT by 2 orders of magnitude.
The resulting FET devices had a VO 2 channel that exhibited a weak 2-order thermal transition near T MIT and were not well suited for the device testing. Deterioration of VO 2 material properties may be due to the diffusion of Si into VO 2 during SiO 2 sputtering although we cannot rule out other mechanisms such as dopant action. Diffusion of Si into the VO 2 film after annealing of VO 2 /SiO 2 /Si hetero-structures was found by Chae et al [26] using secondary ion mass spectroscopy (SIMS). In our tests, the initial deposition of under metallic leads to provide low resistivity contacts. The large contact pads are necessary to eliminate the distortion of the R vs. T curve above the transition temperature due to the contact resistance as was shown in our previous study [8] . The VO 2 stripe size between the gold electrodes is 110μm x 8μm. The VO 2 stripe of one of the two devices is covered on top with a rectangular SiO 2 pad that is shown in the optical micrograph in the inset of Fig. 2 . The data in Fig. 2 show some degradation of the MIT properties of the VO 2 channel covered with an oxide layer. Specifically, low T side of the R vs. T curve is lower and high T side is higher in resistance resulting in the less pronounced MIT. In addition, the MIT temperature is shifted to lower T by 3ºC in the stripe under oxide pad.
As it was mentioned above, the deterioration of the MIT strength, i.e. ratio of the resistances below and above MIT,
, can be over 2 orders of magnitude when the device fabrication process is not optimized. These results emphasize the issue that the material properties inside a multi-component micro-device may deviate from the bulk material properties and therefore the methods of the synthesis of individual components need to be worked out.
In order to achieve a high electric field in the channel material, the thickness of the gate insulator is preferred to be smaller. On the other hand the leakage current needs to be negligible or at least much smaller than the source-drain current. Also, the critical electric field before the electric breakdown of the gate insulator should be as high as possible.
The reconciliation of these requirements is challenging when the gate insulator is deposited over a VO 2 channel. [27] . The Debye length at 300K in VO 2 , assuming the carrier density to be n=2×10 18 cm -3 and dielectric constant ε=30 [28] , is on the order of a few nm. Therefore the screening length is significantly smaller than the VO 2 film thickness, which complicates the transverse (with no current) field effect experiments in VO 2 since most of the material could remain unaffected by the field imposed by the gate.
This situation is illustrated in Fig. 1b , where the field lines are drawn in the device. No leakage is assumed through the gate insulator and no Source-Drain current, for simplicity.
An application of a positive voltage on the gate will cause the movement of the free carriers (electrons) in VO 2 towards the (gate insulator)/VO 2 interface. The high concentration of carriers at the interface will lead to the diffusion of the carriers away from the interface that will balance the electrostatic flow. As the result an excess of electrons and an electric field will exist inside VO 2 film within the screening length (λ D ) from the interface with the gate insulator. The areas of the charge excess are highlighted in the drawing (Fig. 1b) In the present work a series of VO 2 gated devices has been studied. An optical micrograph of device A with added labels and results of measurements on this device are presented in Figure 3 . The VO 2 stripe shown in Fig. 3a has wing contacts for 4-probe resistance measurements with current going from I + to I − and potential difference evaluated between V + and V − leads. Thus this device design allowed monitoring the resistance only of the part of the VO 2 strip covered entirely by the gate which provided the high sensitivity of the device to the gate field. The 4-probe resistance of the VO 2 bar under the gate was measured as a function of temperature for zero gate bias (Fig. 3b) . Carrier injection was suggested to be the reason of the field effect in VO 2 3-terminal devices reported so far [14, 20] as well as the reason of the optically detected MIT in photo-excited VO 2 thin films [5] and electrically gated devices [29] . Also, importantly, the MIT systems close to the critical transition point may be much more susceptible to the carrier density change than conventional semiconductors. In this regard, it is worthwhile also to note the experiments on colossal magnetoresistance materials [30] where the resistance was shown to change significantly upon gating even though the channel thickness was substantially larger than the Debye length suggesting alternative mechanisms to just electrostatic modulation.
In our experiments, the application of the gate voltage caused non-trivial response of the I-V characteristics for a number of studied devices (that were identical to the Device A shown in Fig. 3a, i.e. channel length 240μm, and also sizes 1200μm, 600μm, 60μm). smaller channel length showed larger response to the gate voltage but the response was often non-reproducible and depended strongly on the history of the measurements. Fig. 4 presents an example of the electrical testing of the top gate sample (Device B) similar to the Device A (Fig. 3a) but with the smaller channel length of 60μm. One can see in Fig. 4 that an application of a voltage to the top gate separated by a SiO 2 layer from the VO 2 channel may modulate the channel resistance by almost 5%. A common trend seen in the electrical response of both samples A and B to the gate voltage is that the resistance change continues increasing with time, even after removal of the gate field. However, the magnitude of the effect depends on the electrical measurement history and thermal history of the device. Devices A and B were fabricated and tested one year apart and differ only in size and in some minor details of VO 2 film synthesis (both were synthesized by reactive DC sputtering). The temporal behavior in figures 4 and 3c, sample-to-sample variation, and measurement history dependence indicate that the slow filling of traps at the VO 2 /(gate insulator) interface may be a possible cause of the observed gate effect. The annealing of the sample could be considered to alleviate this problem. However annealing at temperatures of 150ºC and above deteriorates the MIT parameters of the VO 2 due to transformation of VO 2 into other VO x (x≠2) phases and also due to inter-diffusion of the material at the interfaces. The problem, noted above, of an apparent "gated field effect" on the VO 2 channel is therefore an important issue.
As discussed here, the quality of the gate dielectric layer and its interface with VO 2 are critical factors for detecting the field effect in 3-terminal VO 2 devices. For this reason we have explored a number of ways of synthesizing the gate dielectric within the device:
e-beam evaporation of SiO 2 and Al 2 O 3 , RF sputtering of SiO 2 and Si 3 N 4 , and atomic layer deposition of HfO 2 and Al 2 O 3 . It was found for the gate-on-top-type devices (e.g. Fig 3a) that, while the high quality of VO 2 can be preserved within the hetero-structure, the devices suffer from large leakage through the gate dielectric and poor dielectric/VO 2 interfaces (e.g. with trapped charges). However, we found that the devices with the gate below the VO 2 film offer better quality of the gate dielectric layer and its interface as opposed to the gate-on-top devices. [14, 20] . Conducting doped-Si substrates allow synthesis of smooth VO 2 films, but the quality of VO 2 degrades when it is grown on a hetero-layered structure. This is illustrated in The temperature and polarity dependence of the observed gate modulated channel resistance rule out the possibility that this effect is caused by the leakage current from the gate, which is measured to be smaller than 1% of the typical S-D current flowing through the channel during a voltage sweep. Moreover, such a polarity dependence is expected from the Mott picture, in which a critical carrier density induces a transition to metallic behavior. Due to spatial inhomogeneities in the carrier concentration, the injection of charge into the channel, already near the critical density at T=60ºC, advances the nucleation of metallic domains within regions of higher charge density due to the early realization of a critical carrier density within these regions. This carrier induced formation of the metallic domains within a semiconducting matrix results in an enhancement of its average conductivity. On the other hand, removal of charge by reversing the gate polarity has no effect on the transition, and affects the resistance of the semiconducting channel much more weakly via the relative change in the total carrier concentration.
Application of a negative bias on Gate 2 (see Fig. 6 inset) in Device C creates extra positive charges in VO 2 at the VO 2 /Al 2 O 3 interface (in a manner analogous to the illustration in Fig. 1b) . Thus, the polarity of the gate effect observed in our experiment is consistent with results published in literature. In particular, the optically observed effect of the gate was ascribed to the accumulation of holes at VO 2 /(gate insulator) interface due to a negative gate bias in experiments of Qazilbash et al. [29] . The metal-insulator transition in VO 2 was argued by Kim et al. to be due to the Mott mechanism and triggered by the hole carrier doping of the valence band [6] . The transition of VO 2 to the metallic phase was also observed by means of photo-excitation resulting in the hole doping of the valence band, but VO 2 was argued to be a band insulator judging by the time scale of the MIT [5] . Therefore the polarity of the gate effect is consistent with the published results.
The significance of the results of the gate effect experiments summarized in Fig. 6 is that we observe for the first time the modulation of the channel resistance due to the gate voltage in all-electrical (the switching is induced and detected electrically) threeterminal VO 2 devices with no hysteresis. An application of a negative gate potential reduces the channel resistance and the removal of the gate potential brings the channel resistance to the initial state with no detectable time delay (i.e. less than 1sec). The gate effect described in Fig. 6 is highly reproducible within the error bars and was tested for single crystal substrate in Fig. 3b is by two orders of magnitude larger than in VO 2 of the bottom gate device (Fig. 5 ).
Conclusions
We investigated in detail the aspects of fabrication and electrical measurements of three-terminal devices utilizing VO 2 as a channel material. The gate dielectric and its interface with VO 2 plays a crucial role in the performance of the devices. Poor quality dielectrics or dielectric/ VO 2 interfaces may result in an apparent field effect of the gate on the VO 2 channel resistance that is time dependent and not reversible. Such field effects may not be associated with the metal-insulator transition in VO 2 and need to be carefully considered.
On the other hand, optimally engineered gate/gate dielectric/VO 2 hetero-structures are demonstrated to exhibit reliable switching of the channel resistance upon application 
